SCLS121C - DECEMBER 1982 - REVISED DECEMBER 2002


- Wide Operating Voltage Range of 2 V to 6 V
- **Outputs Can Drive Up To 10 LSTTL Loads**
- Low Power Consumption, 80-µA Max ICC
- Typical $t_{pd} = 13 \text{ ns}$
- ±4-mA Output Drive at 5 V
- Low Input Current of 1 µA Max
- Single Down/Up Count-Control Line
- **Look-Ahead Circuitry Enhances Speed of Cascaded Counters**
- **Fully Synchronous in Count Modes**
- **Asynchronously Presettable With Load** Control

description/ordering information


The 'HC191 devices are 4-bit synchronous, reversible. up/down binary counters. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated asynchronous with (ripple-clock) counters.

The outputs of the four flip-flops are triggered on a low- to high-level transition of the clock (CLK) input if the count-enable (CTEN) input is low. A high at CTEN inhibits counting. The direction of the count is determined by the level of the down/up (D/ \overline{U}) input. When D/ \overline{U} is low, the counter counts up, and when D/\overline{U} is high, it counts down.

SN54HC191 . . . J OR W PACKAGE SN74HC191 . . . D, N, OR NS PACKAGE (TOP VIEW)



SN54HC191 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

ORDERING INFORMATION

TA	PACKAG	GE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	PDIP – N	Tube	SN74HC191N	SN74HC191N
-40°C to 85°C	SOIC - D	Tube	SN74HC191D	HC191
-40°C to 85°C	3010 - D	Tape and reel	SN74HC191DR	пствт
	SOP - NS	Tape and reel	SN74HC191NSR	HC191
	CDIP – J	Tube	SNJ54HC191J	SNJ54HC191J
–55°C to 125°C	CFP – W	Tube	SNJ54HC191W	SNJ54HC191W
	LCCC – FK	Tube	SNJ54HC191FK	SNJ54HC191FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design quidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of



SCLS121C - DECEMBER 1982 - REVISED DECEMBER 2002

description/ordering information (continued)


These counters feature a fully independent clock circuit. Change at the control (\overline{CTEN}) and $\overline{D/U}$ inputs that modifies the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter is dictated solely by the condition meeting the stable setup and hold times.

These counters <u>are fully</u> programmable; that is, each of the outputs can be preset to either level by placing a low on the load (LOAD) input and entering the desired data at the data inputs. The output changes to agree with the data inputs independently of the level of CLK. This feature allows the counters to be used as modulo-N dividers simply by modifying the count length with the preset inputs.

Two outputs are available to perform the cascading function: ripple clock (\overline{RCO}) and maximum/minimum (MAX/MIN) count. MAX/MIN produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down, or maximum (9 or 15) counting up. \overline{RCO} produces a low-level output pulse under those same conditions, but only while CLK is low. The counters can be cascaded easily by feeding \overline{RCO} to \overline{CTEN} of the succeeding counter if parallel clocking is used, or to CLK if parallel enabling is used. MAX/MIN can be used to accomplish look ahead for high-speed operation.



logic diagram (positive logic)




Pin numbers shown are for the D, J, N, NS, and W packages.

typical load, count, and inhibit sequence

The following sequence is illustrated below:

- 1. Load (preset) to binary 13
- 2. Count up to 14, 15 (maximum), 0, 1, and 2
- 3. Inhibit
- 4. Count down to 1, 0 (minimum), 15, 14, and 13





SCLS121C - DECEMBER 1982 - REVISED DECEMBER 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}		–0.	.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC}) (see Note 1)		. ±20 mA
Output clamp current, IOK (VO < 0 or VO >			
Continuous output current, I_O ($V_O = 0$ to V_O	cc)		. ±25 mA
Continuous current through V _{CC} or GND .			. ±50 mA
Package thermal impedance, θ _{JA} (see Note	e 2): D package		. 73°C/W
	N package		. 67°C/W
	NS package		. 64°C/W
Storage temperature range, T _{sto}			C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

			SI	154HC19	HC191 SN74HC191)1	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
Vcc	Supply voltage		2	5	6	2	5	6	V
	V _{CC} = 2 V	1.5			1.5				
ViH	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V
,		VCC = 6 V	4.2			4.2			
	Low-level input voltage	V _{CC} = 2 V			0.5			0.5	V
\vee_{IL}		V _{CC} = 4.5 V			1.35			1.35	
		V _{CC} = 6 V			1.8			1.8	
٧ _I	Input voltage		0		VCC	0		VCC	V
۷o	Output voltage		0		VCC	0		VCC	V
		V _{CC} = 2 V			1000			1000	
Δt/Δv‡	Input transition rise/fall time	V _{CC} = 4.5 V			500			500	ns
		VCC = 6 V			400			400	
T _A	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[‡] If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH}min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.

SCLS121C - DECEMBER 1982 - REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		Voc	T _A = 25°C			SN54HC191		SN74HC191		UNIT
PARAMETER	1251 66	CHOITIONS	vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Voн			2 V	1.9	1.998		1.9		1.9		
		I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		
	VI = VIH or VIL		6 V	5.9	5.999		5.9		5.9		V
		I _{OH} = -4 mA	4.5 V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
	VI = VIH or VIL	I _{OL} = 20 μA	2 V		0.002	0.1		0.1		0.1	V
			4.5 V		0.001	0.1		0.1		0.1	
V_{OL}			6 V		0.001	0.1		0.1		0.1	
		I _{OL} = 4 mA	4.5 V		0.17	0.26		0.4		0.33	
		$I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
II	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
lcc	$V_I = V_{CC}$ or 0,	I _O = 0	6 V			8		160		80	μΑ
Ci			2 V to 6 V		3	10		10		10	pF

SCLS121C - DECEMBER 1982 - REVISED DECEMBER 2002

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

				T _A = 2	25°C	SN54F	IC191	SN74H	IC191	
			VCC	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		4.2		2.8		3.3	
fclock	Clock frequency		4.5 V		21		14		17	MHz
			6 V		24		16		19	
			2 V	120		180		150		
	t _W Pulse duration	LOAD low	4.5 V	24		36		30		
١.			6 V	21		31		26		ns
ıw l			2 V	120		180		150		115
		CLK high or low	4.5 V	24		36		30		
			6 V	21		31		26		
			2 V	150		230		188		
		Data before LOAD↑	4.5 V	30		46		38		
			6 V	25		38		32		
			2 V	205		306		255		ns
		CTEN before CLK↑	4.5 V	41		61		51		
 .	Setup time		6 V	35		53		44		
t _{su}	Setup time		2 V	205		306		255		
		D/ U before CLK↑	4.5 V	41		61		51		
			6 V	35		53		44		
			2 V	150		225		190		
		LOAD inactive before CLK↑	4.5 V	30		45		38		
			6 V	25		38		32		
			2 V	5		5		5		
		Data after LOAD↑	4.5 V	5		5		5		
			6 V	5		5		5		
			2 V	5		5		5		
th	t _h Hold time	CTEN after CLK↑	4.5 V	5		5		5		ns
			6 V	5		5		5		
			2 V	5		5		5		
		D/ U after CLK↑	4.5 V	5		5		5		
			6 V	5		5		5		

SCLS121C - DECEMBER 1982 - REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


DADAMETED	FROM	то	\ ,	T,	_A = 25°C	;	SN54H	IC191	SN74H	C191	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V	4.2	8		2.8		3.3		
f _{max}			4.5 V	21	42		14		17		MHz
			6 V	24	48		16		19		
			2 V		130	264		396		330	
	LOAD	Any Q	4.5 V		40	53		79		66	
			6 V		33	45		67		56	
			2 V		135	240		360		300	
	A, B, C, or D	Q_A , Q_B , Q_C , or Q_D	4.5 V		36	48		72		60	
		0, 40	6 V		30	41		61		51	
			2 V		58	120		180		150	
		RCO	4.5 V		17	24		36		30	
	CLK		6 V		14	21		31		26	
		Any Q 4.5 V 31 38 58 6 V 26 32 49 2 V 123 252 378 3	2 V		107	192		288		240	
			4.5 V		31	38		58		48	
			6 V		26	32		49		41	
^t pd			315	ns							
		MAX/MIN	2 V 123 252 378 315 4.5 V 39 50 76 63								
			6 V		32	43		65	315 63 54		
			2 V		102	228		342		285	
		RCO	4.5 V		29	46		68		57	
	D/ U		6 V		24	38		59		49	1
	D/0		2 V		86	192		288		240	
		MAX/MIN	4.5 V		24	38		58		48	
			6 V		20	32		49		41	
			2 V		50	132		198		165	
	CTEN	RCO	4.5 V		15	26		40		33	
			6 V		13	23		34		28	
			2 V		38	75		110		95	_
t _t		Any	4.5 V		8	15		22		19	ns
			6 V		6	13		19		16	

operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	50	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.


- B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \ \Omega$, $t_f = 6 \ ns$, $t_f = 6 \ ns$.
- C. For clock inputs, $f_{\mbox{max}}$ is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpLH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms

J (R-GDIP-T**)

14 LEADS SHOWN

CERAMIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

1

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


Falls within JEDEC MS-001, except 18 and 20 pin minimum body Irngth (Dim A).

The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

1

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated